


HOME





Collection: Journals Conferences Standards

Your search matched 20 of 581173 documents.

20 are presented on this page, sorted by Score in descending order.

DOC TYPE	VIEW ISSUE	VIEW FULL PAGE	VIEW CITATION
PER	( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( )	<b>Z</b>	Limited yield estimation for visual defect sources  Mullenix, P.; Zalnoski, J.; Kasten, A.J.  Semiconductor Manufacturing, IEEE Transactions on  Volume: 10 1, Feb. 1997, Page(s): 17-23
CNF	POPE		Chromatic perception test: a computer-based approach  Filligoi, G.C.; Capitanio, L.; Accornero, N.  Engineering in Medicine and Biology Society, 1996. Bridging  Disciplines for Biomedicine., 18th Annual International  Conference of the IEEE  Volume: 4, 1997, Page(s): 1558-1559 vol.4
PER	TOG 	<b>Z</b>	Statistical methods for visual defect metrology Cunningham, S.P.; MacKinnon, S. Semiconductor Manufacturing, IEEE Transactions on Volume: 11 1, Feb. 1998, Page(s): 48 -53
CNF	TOC Telling 1 Same	<b>2</b>	Image distortion from zoom lenses: modeling and digital correction  Rebiai, M.; Mansouri, S.; Pinson, F.; Tichit, B.  Broadcasting Convention, 1992. IBC., International, 1992,  Page(s): 438-441
CNF			Media Streaming Protocol: an adaptive protocol for the delivery of audio and video over the Internet  Hess, C.K.; Campbell, R.H.  Multimedia Computing and Systems, 1999. IEEE International Conference on  Volume: 2, 1999, Page(s): 903-907 vol.2
CNF	TEE GOODS ''		An effective method to screen SOI wafers for mass production Yue, J.; Liu, S.T.; Fechner, P.; Gardner, G.; Witcraft, W.; Finn, C. SOI Conference, 1994 Proceedings., 1994 IEEE International, 1994, Page(s): 113-114
CNF	1103 :	<b>200</b>	A production fab defect reduction program  Henderson, I.











## ISMSS 1989., IEEE/SEMI International, 1989, Page(s): 58-60 Compensation of magnetic imperfections in the SCC

Talman, R.; Schachinger, L.; Sun, T.

Particle Accelerator Conference, 1989. Accelerator Science and Technology., Proceedings of the 1989 IEEE, 1989, Page(s):

869 -871 vol.2

**CNF** 





The use of short cycle test chips to accelerate yield learning during the start up of a 150 mm fabrication facility

McDaniel, J.; Moursund, D.; Silsby, C.; Winnett, J.

University/Government/Industry Microelectronics Symposium. 1991. Proceedings., Ninth Biennial, 1991, Page(s): 143-148

PER





Influence of short circuits on data of contact and via open circuits determined by a novel weave test structure

Hess, C.; Weiland, L.H.

Semiconductor Manufacturing, IEEE Transactions on

Volume: 9 1, Feb. 1996, Page(s): 27 -34

PER





Potential device applications using photorefractive materials

Dube, R.R.

Electron Devices, IEEE Transactions on

Volume: 36 11 2, Nov. 1989, Page(s): 2599

**CNF** 





Machine vision in the inspection of patterned textile webs

Li Tao; Witty, P.; King, T.

Industrial Inspection (Digest No: 1997/041), IEE Colloquium

on, 1997, Page(s): 9/1 -9/5

**CNF** 





Issues on short circuits in large on-chip power MOS-transistors using a modified checkerboard test structure

Hess, C.; Weiland, L.H.; Bornefeld, R.

Microelectronic Test Structures, 1997. ICMTS 1997.

Proceedings. IEEE International Conference on, 1997,

Page(s): 146 -150

**CNF** 





High yield multichip modules based on minimal IC pretest Burdick, W.; Daum, W.

Test Conference, 1994. Proceedings., International, 1994,

Page(s): 30 -40

**CNF** 





multilayer checkerboard test structure Hess, C.; Weiland, L.H.

Microelectronic Test Structures, 1995. ICMTS 1995.

Proceedings of the 1995 International Conference on, 1995,

Defect parameter extraction in backend process steps using a

Page(s): 51 -56

**CNF** 





Networked analysis systems Diebold, A.C.

> Advanced Semiconductor Manufacturing Conference and Workshop, 1995. ASMC 95 Proceedings. IEEE/SEMI 1995,

1995, Page(s): 62

**CNF** 

CNF

**CNF** 



Hess, C.; Weiland, L.H.

Microelectronic Test Structures, 1994. ICMTS 1994.

Proceedings of the 1994 International Conference on, 1994,

online process characterization and defect problem debugging

Page(s): 152 -159

CNF Utilizing an integrated yield management system to improve the return on investment in IC manufacturing

Castrucci, P.; Dickerson, G.; Bakker, D.

Semiconductor Manufacturing Science Symposium, 1991.

ISMSS 1991., IEEE/SEMI International, 1991, Page(s): 25-29

Optical inspection of wafers using large-area defect detection

and sampling Riley, S.L.

Defect and Fault Tolerance in VLSI Systems, 1992.

Proceedings., 1992 IEEE International Workshop on, 1992,

Page(s): 12 -21

Fast turn around post process yield enhancement for custom

**VLSI foundries** 

Parks, H.G.

Advanced Semiconductor Manufacturing Conference and Workshop, 1990. ASMC 90 Proceedings. IEEE/SEMI 1990,

1990, Page(s): 82 -87

| IEL Online Home | Search | Advanced Search | What's New | Help | Logout | | FAQ's | Support | Comments |

Copyright 1999 Institute of Electrical and Electronics Engineers. All rights reserved.

## WEST

Help Logout

Main Menu | Search Form | Posting Counts | Show S Numbers | Edit S Numbers

Your wildcard search against 2000 terms has yielded the results below Search for additional matches among the next 2000 terms

Search Results -

Terms	Documents	
15 and circuit adj (analysis or test\$)	2	

Database:	US Patents Full-Text Database	▼

Refine Search:

## Search History

15 and circuit adj (analysis or test\$)

DB Name	<u>Query</u>	<b>Hit Count</b>	Set Name
USPT	15 and circuit adj (analysis or test\$)	2	<u>L7</u>
USPT	15 and atpg and circuit adj (analysis or test\$)	0	<u>L6</u>
USPT	(visual or graphical) same (error or fault or defect) same (mapping or graphing)	66	<u>L5</u>
USPT	(visual or graphical) near2 (error or fault or defect) near2 mapping	3	<u>L4</u>
USPT	circuit adj (analysis or test\$) and (visual or graphical) near2 (error or fault or defect) near2 mapping	0	<u>L3</u>
USPT	circuit adj (analysis or test\$) and visual near2 (error or fault or defect) near2 mapping	0	<u>L2</u>
USPT	atpg and circuit adj (analysis or test\$) and visual near2 (error or fault or defect) near2 mapping	0	<u>L1</u>

- S # Database Query
- S347 USPT (((automat\$ and (error or defect or fault) same (locat\$ or detect\$) and test\$ and circuit) and bist) and (probable or estimated) near2 (error or fault or defect)) and in adj line near3 (inspect\$ or detect\$ or analyz\$ or test\$)
- S346 USPT (automat\$ and (error or defect or fault) same (locat\$ or detect\$) and test\$ and circuit) and circuit adj analysis adj (tool or software or program)
- S345 USPT ((automat\$ and (error or defect or fault) same (locat\$ or detect\$) and test\$ and circuit) and bist) and circuit adj analysis adj (tool or software or program)
- S344 USPT ((automat\$ and (error or defect or fault) same (locat\$ or detect\$) and test\$ and circuit) and bist) and (probable or estimated) near2 (error or fault or defect)
- S343 USPT (automat\$ and (error or defect or fault) same (locat\$ or detect\$) and test\$ and circuit) and bist
- S342 USPT ((automat\$ and (error or defect or fault) same (locat\$ or detect\$) and test\$ and circuit) and (probable or estimated) near2 (error or fault or defect) near2 location) and bist
- S341 USPT (automat\$ and (error or defect or fault) same (locat\$ or detect\$) and test\$ and circuit) and (probable or estimated) near2 (error or fault or defect) near2 location
- S340 USPT (in-line near3 (inpect\$ or detect\$) and (automat\$ and (error or defect or fault) same (locat\$ or detect\$) and test\$ and circuit)) and (localized near3 (error or defect) and (automat\$ and (error or defect or fault) same (locat\$ or detect\$) and test\$ and circuit))
- S339 USPT in-line near3 (inpect\$ or detect\$) and (automat\$ and (error or defect or fault) same (locat\$ or detect\$) and test\$ and circuit)
- S338 USPT localized near3 (error or defect) and (automat\$ and (error or defect or fault) same (locat\$ or detect\$) and test\$ and circuit)
- S337 USPT localized near3 (error or defect) and (automat\$ and (error or defect or fault) same (locat\$ or detect\$) and test\$ and circuit)
- S336 USPT automat\$ and (error or defect or fault) same (locat\$ or detect\$) and test\$ and circuit